IEC 63011-3 Ed. 1.0 b:2018

Current Revision
Integrated circuits - Three dimensional integrated circuits - Part 3: Model and measurement conditions of through-silicon via

Best Price Guarantee Nov 28, 2018 EN/FR 32 Pages

Sub Total (1 Item(s)) $ 0.00
Estimated Shipping $ 0.00
Total (Pre-Tax) $ 0.00
View in Library
or
International Electrotechnical Commission Logo

Integrated circuits - Three dimensional integrated circuits - Part 3: Model and measurement conditions of through-silicon via

PUBLISH DATE 2018
PAGES 32

Integrated circuits - Three dimensional integrated circuits - Part 3: Model and measurement conditions of through-silicon via.

IEC 63011-3:2018 specifies a reference model of through-silicon via (TSV) electrical characteristics required for an interface design in three dimensional integrated circuit (3-D IC) to transmit and receive digital data and measurement conditions for resistance and capacitance to specify TSV characteristics in 3-D IC.

Power devices, RF devices and micro-electromechanical systems (MEMS) are not in the scope of this document.

Loading...

Failed to load document history.

Publish Date Document Id Type View